# Modern VLSI Design and Micro-Cell Memory for Subscalar Computations

Thenaruvi P, Mr.M.Kamalanathan, M.E., Mr.R.Prabhu, M.E., Mr.K.Raja, M.E.,

PG student, M.E-VLSI DESIGN, Assistant Professor,

Gnanamani College of Technology, Namakkal,

ABSTRACT - The fundamental building block of various DSP processors, image processing, and many others is multiplication. The computational complexity of the algorithms utilized in Digital Signal Processors (DSPs) has progressively grown over time. In order to meet the performance requirements or obtain high execution speed, a parallel array multiplier is needed. Sub scalar architecture is a common way to create such an array multiplier. One kind of parallel array multiplier is the subscalar multiplier. The array of AND gates, one ripple carry adder, and a few carry save adders make up the Subscalar multiplier's architecture. This research paper proposes a new design for a subscalar multiplier that replaces the ripple carryy adder with an extremely quick parallel prefix adder called the Kogge Stone Adder.In this work, the architecture of the standard Subscalar Multiplier is updated to perform faster multiplication of two binary values and reduce the latency caused by the Ripple Carry Adder. Additionally, a comparison of the FPGA implementation for the standard Subscalar multiplier and novel multiplier design on Spartan2 and Spartartan2E is shown in this research. Using Verilog HDL, the proposed new subscalar multiplier and the standard subscalar multiplier are RTL designed. ModelSim is utilized to carry out the simulation. To implement FPGA, one uses the Xilinx ISE design tool. When compared to the regular design in terms of delay, the comparative result demonstrates the effectiveness of the changed design.

Keywords; Subscalar computing, compressor, multiplier

## 1. INTRODUCTION

Many scientific and designing issues are processed utilizing exact, exact and deterministic calculations. Nonetheless, in numerous applications including signal/picture handling and interactive media, definite and precise calculations are not generally essential, in light of the fact that these applications are mistake open minded and produce results that are sufficient for human insight. In these mistake strong applications, a decrease in circuit intricacy, and accordingly, region, power and postponement is vital for the activity of a circuit. Subsequently, rough figuring can be utilized in blunder lenient applications by diminishing exactness, yet giving significant outcomes quicker and additionally with lower power utilization. Expansion and duplication are regularly utilized in these applications. For expansion, full adders have been dissected exhaustively and various inexact plans have been proposed. In a few new measurements are proposed and an examination is made among a portion of the viper plans. The mistake distance (ED) is characterized as the number juggling distance between an incorrect and the right results for a given info. The mean mistake distance (MED) and standardized blunder distance (NED) are then proposed. As of late, inexact multipliers have likewise acquired importance on account of their significance in math activities a few Subscalar 4:2 compressors have been proposed in the decrease of the incomplete results of a Dadda tree. In this paper, the Subscalar compressors of are used to plan  $8 \times 8$  piece multipliers by a clever segment of the fractional items. The recently planned inexact multipliers are more exact than the ones proposed in and require around a similar power and deferral; it is shown that the improvement in exactness is critical, yet at a marginally expansion in region. This paper is coordinated as follows. Area II surveys estimated multipliers and the compressors utilized in the proposed plans. Area III presents the proposed multipliers. Area IV gives the reenactment results to the multipliers and contrasts the proposed plan and Area V presents a picture handling application utilizing the surmised multipliers and Section VI gives the end.

### 2. LITERATURE REVIEW

2.1. C Padma, C Nalini- Area, power, and delay are the three main parameters of digital signal processing circuits. Multiplication is the cause of delay and power consumption in many important signal processing systems. As a result of technological advancements, numerous researchers have attempted and are currently attempting to design multipliers that offer fast speed, low power consumption, regular layout, and reduced area. With the help of faithfully rounded truncated multipliers, a low-cost finite impulse response filter is to be designed in this study. Bit width and hardware resource optimization are carried out accurately. An enhanced form of truncated multipliers is used in the direct FIR filter to do multiple constant multiplication. The most effective technique for creating ideal The Remez multiple exchange algorithm is magnitude FIR filters with arbitrary settings. To get the filter order M for

the given frequency response, Parks McClellan() is first employed. Filter specifications in terms of passband and stopband frequencies, passband ripple, and stopband attenuation are accepted by this iteration algorithm. The purpose of Remez() is to determine the coefficients for the order M FIR filter. Next, create a set of evenly quantized coefficients with an identical bit width B by quantizing the coefficients with an adequate number of bits.

2.2. D Sharma, A Rai, S Debbarma -One of the fundamental and important computation operations is multiplication. Many applications require multipliers to be implemented efficiently. This work presents a novel implementation of the array multiplier for unsigned values that dramatically minimizes the silicon area as compared to to the freshly released array multiplier without sacrificing power or speed. The suggested approach can be readily expanded to computations involving signed numbers and is suitable for both FPGA and VLSI applications.

2.3. G Narayan, T Manikandan-Digital filters come in two varieties: finite impulse response (FIR) and infinite impulse response (UR). The FIR system is widely used in digital audio, picture processing, data transmission, biomedical, and other fields because of its many useful qualities, which include only zeros, system stability, rapid operation, linear phase characteristics, and design flexibility. One method involves using field programmable gate arrays (FPGAs) for digital signal processing, which has been made possible by the processing of modem technological technology FIR filter implementation utilizing FPGA is becoming more and more popular because to its fast development, high integration, speed, and reliability benefits. In this paper, a 16-order FIR filter design approach is achieved through the usage of FPGA.

#### **3.EXISTING SYSTEM**



Pending the required accuracy, an error-tolerant multiplier (ETM) divides the operands into two sections: nonaugmentation and duplication. Exactness is used as a plan boundary in this method. It performs the rise just in the first section, delaying and saving power at the expense of accuracy. To create a larger multiplier, a clever 2x2 piece under designed multiplier (UDM) is suggested. A 6x6 piece broken array multiplier (BAM) is shown in, which is faster than an exact exhibit multiplier. Suggests a 4x4 imprecise counter-based multiplier (ICM) that reduces the halfway item phases of a Wallace tree multiplier by using a 4:2 incorrect counter. It triggers an efficient power plan that can be used to carry out massive multipliers. Four In, various approaches to the Subscalar Wallace tree multiplier (AWTM) are presented. This plan uses a convey in forecast technique, which results in a drop in equipment and, in turn, less power, region, and delay as compared to the identical Wallace tree multiplier. Similarly, AWTM makes use of the fundamental recursive augmentation technique, which is also used in this paper and explained in Section II.A fast and energy-efficient multiplier based on an assumed snake is put forth by C. Which breaks the convey spread chain to equalize interaction information. In, two new approximate 4:2 blowers and four approximate multipliers are suggested. In the partial item decrease step of the multipliers suggested in this paper, comparative blowers have been used. The majority of the projected multipliers are centered around a trade-offs in region, power, deferral, and accuracy

#### B. Recursive multiplication

Recursive multiplication is the method used in this study to create  $8 \times 8$  multipliers using  $4 \times 4$  multipliers. Let us assume two integers, An and B, each of which has two components. The two numbers can be divided into two halves, or the most significant pieces and the least significant bits. Thus, Ah denotes the upper part of A. Al denotes a slight lowering of An, while, in contrast, Bh and Bl denote the upper and lower portions of B, respectively. The final result is then obtained by adding four x augmentations (AhBh, AhBl, AlBh, and AlBl) rather than performing a 2a x 2a increase.

C. Accurate compressor

Compressors are used to reduce the number of items that are organized halfway. Fig. 2 shows the basic design of an exact 4:2 blower chain that is utilized in the midway item decrease. A 4:2 blower generates a carry for one request higher in the subsequent stage and an aggregate for a similar request of the stage after that. Furthermore, a full

(Cout) is generated, which becomes the convey in (Cin) of the subsequent higher-request blower. As shown in Fig. 3, a 4:2 precise blower is operated using two complete snake circuits. The precise blower might be carried out in a variety of ways. demonstrates a design for a 4:2 exact compressor that makes use of two 2:1 multiplexers, one XOR door, and three XOR-XNOR entryways. The justification requirements for the trio of compressor outcomes



Fig. 2. An accurate compressor by using two full adders D.Subscalar compressors utilized

This work uses the two designs of incorrect compressors as suggested for the purpose of designing multipliers. The two designs are based on changing the blower's actual reality table in order to reduce equipment. The convey signal in design 1 is directly linked to the sign, and the segments of the total and signals are modified to reduce the equipment, which in turn reduces the deferral. The following are the logic functions for design 1:



Fig .3 Two Subscalar compressors

#### 4.PROPOSED SYSTEM

Tools for synthesis and implementation change the architecture to satisfy design requirements. During design optimization, techniques including retiming, resource sharing, and eliminating unnecessary logic can be implemented. In particular, synthesis tools can predict the switching activity of inner nodes and optimize the provided designs if they assume a uniform distribution of the system's principal inputs. Power simulations use precise knowledge of the input data sequence in addition to design optimization to increase the power estimation's accuracy. The likelihood that a bit in a word may change values is known as the transition or switching probability. Each bit has four probabilities that describe its switching: indicates the likelihood that a bit with value x will take on value y. There are undoubtedly four transition likelihoods, and it is true The probability of each bit changing value for the 8-bit greyscale "Lena" image are shown in Fig. 1, which uses the image as input for a multiplier to determine the DCT. The cosine coefficients are fed into the multiplier's other input. It is presumed that this setup uses a two's complement representation. The entire  $512 \times 512$  image, resized into frames of  $8 \times 8$  pixels, is the data input. The basic idea is to create a general multiplication solution that can be used for more applications than just one specific method. As a result, we appropriately map the data rather than limiting the word format handled by the multiplier input to the optimal representation, or 8 integral bits format to the multiplier of 16 bits. The nine most significant bits (MSB) of the 16-bit word are assigned to the integral part, and the remaining bits stand for the fractional part. This arrangement is known as the format. Since there is never a negative input for integral data input, the MSB is always zero. Additionally, since there isn't a fractional part, the coefficients assigned to the multiplier's second input are represented by negative values and a fractional part. The transition probability for the remaining bits rises as one moves from the most significant bit (MSB) to the least significant bit (LSB), becoming close to 0.25 for bits 7 through 9, which have characteristics of uniform white noise (UWN).



Selective activation approach

A previous iteration of the architecture displayed here was documented in. In order to further reduce power consumption, we introduce optimizations here.



Fig.5 : Selective activation architecture

The path for small-number multiplication is used when a value is inside a predetermined range, while the other component is left inactive. Using the large-number multiplication path is the appropriate action when a value falls outside of the specified range.Large-number multiplication is displayed on the left, and small-number multiplicaA previous iteration of the architecture displayed here was documented in. In order to further reduce power consumption, we introduce optimizations here. tion is carried out on the right.

It is possible to think of the suggested multiplier as a Baugh-Wooley multiplier modified.

The inputs a and b with bit-width n are split into Ah, Bh and Al, Bl as

Ah = a[n - 1,m],

Al = a[m-1, 0],

Bh = b[n - 1, m],

Bl = b[m-1, 0]

where Ah and Bh contain the n - m most significant bits and m - n - 2, while Al and Bl comprise the m least significant bits of the inputs a and b. When both Ah and Bh are all-one or all-zero words, meaning that a and b are inside the range [-2m, 2m - 1], a select signal is asserted. Here, the architecture's small-number path—which consists of the required sign extension units and a  $m \times m$  unsigned multiplier—is the only one that is activated. The product is computed using concatenations, additions, and subtractions in accordance with. Depending on the value of the select signal, an input is saved in the corresponding register indicated as R(aa1),R(bb1),R(aa0), or R(bb0) as it

comes. The The proposed design differs from the previous version in that it provides selective storage, which ensures that only static power is used if a path is not active and that all intermediate signals remain unchanged. There is a greater distinction between large and small numbers. In addition, one extra multiplier exists in contrast to the implementation of where the small-number path is integrated into the large-number path. A pipeline stage is formed by the registers' introduction. The resulting 83% power consumption reduction is significantly larger than the reported 38% power reduction when using the traditional (CSA) multiplier. The following findings are provided for an ideal case in which a 32-bit multiplier changes values only in the lowest 1 bits. which shows how power consumption changes with m. There are three reported experiments. In the first, sign extension (1 = 8) is used to obtain the remaining word, while only the 8 LSB are excited by a uniformly distributed random input. We repeat the experiment with 1=16 and 1=24. The power consumption of the suggested and traditional CSA (Carry Save Array) architectures is measured. For 1 2 {8, 16, 24}, the achieved reduction in power usage is 83%, 65%, and 50%, respectively. The value of m that is best chosen coincides with 1. This makes sense in light of the suggested architecture as the optimal m, which is equal to the value of 1, shows that the least amount of power is used when the greatest number of of bits is assigned to the high part, which is non-switching, and the computation just requires a tiny multiplication.



Fig:6 Partitioned Multiplication approach

Consumption for a range of applications and especially for image processing applications such as DCT and DWT. Area and timing requirements

The suggested multiplier plans are presented in this section. Since the recursive duplication approach is being employed, eight by eight multipliers are needed in order to execute the item. As a result, 4 x 4 multiplier designs are also introduced. The approach to recursive An incomplete item tree is used to illustrate how increase differs from a conventional design.



#### **5.SIMULATION RESULT**



#### 6.CONCLUSION

In this paper three Subscalar multipliers were proposed. The proposed rough multiplier design (1) involves first Subscalar compressor in each of the four fractional items. It requires less region and power than the current multipliers. Its precision is less contrasted with proposed estimated multiplier design (2). The proposed inexact multiplier design (2) involves exact blowers in three most critical incomplete items and first design compressor in least huge item. It requires less power contrasted with existing multipliers. Its precision is higher than the current multiplier. Contingent upon the application necessities one can choose the proposed inexact multiplier design (1) or multiplier design (2). The proposed inexact multiplier design (2) is particularly appropriate for high precision applications. The proposed multiplier design involves second rough blower in every one of the four incomplete items. Its precision is high contrasted with the proposed multiplier Subscalar multiplier design (1).

#### REFERENCES

- FIR Filter design using Urdhva Triyagbhyam based on Truncated Wallace and Dadda Multiplier as Basic Multiplication Unit K Neelima, C Padma, C Nalini... - 2023 IEEE 12th2023 - ieeexplore.ieee.org
- [2] Design and Optimization of 4-Bit Array Multiplier with Adiabatic Logic Using 65 nm CMOS Technologies D Sharma, A Rai, S Debbarma, O Prakas, IETE Journal of 2023 Taylor & Francis
- [3] C.Nagarajan and M.Madheswaran 'Experimental verification and stability state space analysis of CLL-T Series Parallel Resonant Converter' Journal of ELECTRICAL ENGINEERING, Vol.63 (6), pp.365-372, Dec.2012.
- C.Nagarajan and M.Madheswaran 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'-Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011.
- [5] C.Nagarajan and M.Madheswaran 'Stability Analysis of Series Parallel Resonant Converter with Fuzzy Logic Controller Using State Space Techniques'- Taylor & Francis, Electric Power Components and Systems, Vol.39 (8), pp.780-793, May 2011.
- [6] C.Nagarajan and M.Madheswaran 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
- [7] Nagarajan C., Neelakrishnan G., Akila P., Fathima U., Sneha S. "Performance Analysis and Implementation of 89C51 Controller Based Solar Tracking System with Boost Converter" Journal of VLSI Design Tools & Technology. 2022; 12(2): 34–41p.
- [8] C. Nagarajan, G.Neelakrishnan, R. Janani, S.Maithili, G. Ramya "Investigation on Fault Analysis for Power Transformers Using Adaptive Differential Relay" Asian Journal of Electrical Science, Vol.11 No.1, pp: 1-8, 2022.
- G.Neelakrishnan, K.Anandhakumar, A.Prathap, S.Prakash "Performance Estimation of cascaded h-bridge MLI for HEV using SVPWM" Suraj Punj Journal for Multidisciplinary Research, 2021, Volume 11, Issue 4, pp:750-756
- [10] G.Neelakrishnan, S.N.Pruthika, P.T.Shalini, S.Soniya, "Perfromance Investigation of T-Source Inverter fed with Solar Cell" Suraj Punj Journal for Multidisciplinary Research, 2021, Volume 11, Issue 4, pp:744-749
- [11] C.Nagarajan and M.Madheswaran, "Analysis and Simulation of LCL Series Resonant Full Bridge Converter Using PWM Technique with Load Independent Operation" has been presented in ICTES'08, a IEEE / IET International Conference organized by M.G.R.University, Chennai.Vol.no.1, pp.190-195, Dec.2007
- [12] M Suganthi, N Ramesh, "Treatment of water using natural zeolite as membrane filter", Journal of Environmental Protection and Ecology, Volume 23, Issue 2, pp: 520-530,2022
- [13] M Suganthi, N Ramesh, CT Sivakumar, K Vidhya, "Physiochemical Analysis of Ground Water used for Domestic needs in the Area of Perundurai in Erode District", International Research Journal of Multidisciplinary Technovation, pp: 630-635, 2019
- [14] Design and Implementation of Communication Digital FIR Filter for Audio Signals on the FPGA Platform MAA Al-Dulaimi, HA Wahhab, AA Amer - Journal of Communications, 2023 - joem.us
- [15] Simple low power-delay-product parallel signed multiplier design using radix-8 structure with efficient Subscalar reduction NVVK Boppana, S Ren - The Journal of Engineering, 2023 - Wiley Online Library
- [16] Low power and low area multiplier and accumulator block for efficient implementation of FIR filter JLM Iqbal, G Narayan, T Manikandan, Low Power Designs in taylorfrancis.com
- [17] HARDWARE REALIZATION OF LOW POWER AND AREA EFFICIENT VEDIC MAC IN DSP FILTERS MP Surya, MKV Hareesh, CHV Reddy, MCHA Prakash irjmets.com
- [18] Area, power efficient Vedic multiplier architecture using novel 4: 2 compressorS Shetkar, S Koli Sādhanā, 2023 Springer
- [19] An Efficient and Robust Modified Hybrid Multipliers with Less Power and Better Speed
- [20] V Gomathi, MS Varshan on Smart Systems 2023 ieeexplore.ieee.org
- [21] Rounding Based Subscalar Multiplier For High Speed Yet Energy Efficient Dsp Applications R Shirisha, S Kishore, V Naga Journal of Namibian Studies 2023 namibian-studies.com