Design and Development of Multi Level Inverter

Dr C.Nagarajan,

Head of Department,

Department of EEE,

Muthayammal College of Engineering, Rasipuram.

D. Kalidass.

Assistant professor, Department of EEE, Muthayammal College of Engineering, Rasipuram.

V.Karthikeyan,

Student, Department of EEE, Muthayammal College of Engineering, Rasipuram.

T.Kaviyarasu,

Student, Department of EEE, Muthayammal College of Engineering, Rasipuram.

P.Praveenkumar,

Student, Department of EEE, Muthayammal College of Engineering, Rasipuram.

Abstract-Multilevel inverter becomes popular because of its high power, high voltage application. However it has some disadvantages such as increased number of components, complex control method and voltage balancing problems. In this paper, we proposed a new topology having level modules and H-bridge inverter, and reverse voltage technique is adopted for load. APOD based PWM technique is used to generate pulses for switches. This method requires less components for operation and THD is reduced to a greater level. For voltage THD is 8.12% and for current THD is 0.53.Simulation is done using SIMULINK/MATLAB software. Indexterms'-bridge inverter, multilevel module, THD

I.INTRODUCTION

Increase in demand of Electricity leads to the use of renewable energy sources such as solar, wind etc.In case of solar energy is harnessed in the form of dc. This DC is converted into AC and fed to grid or ac loads. In recent years there was increase in demand for multilevel power conversion. Research has involved the introduction of novel converter topologies and unique modulation strategies. However, the most recently used inverter topologies, are cascade inverter, neutral-point clamped(NPC) inverter, and flying capacitor inverter. Our proposed topology consists of level module and H-Bridge inverter and they are connected in parallel. Proposed topology is symmetric topology since the values across all the DC sources are same. However, there are asymmetrical topologies which require different voltagesources. This criterion needs to arrange dc power supplies according to a specific relation between the supplies. Differencein ratings of the switches in the topology is also a major drawback of the topology. This paper presents an overview of a new multilevel inverter topology named reversing voltage (RV). This topology requires less number of components compared to conventional topologies. It is also more efficient since the inverter has a component which operates the switching power devices at line frequency.

Therefore, there is no need for all switches to work in high frequency which leads to simpler and more reliable control of the inverter. In this topology 15 level output voltage is produced.

II. NEW MULTILEVEL TOPOLOGY

In conventional multilevel inverters, the power semiconductor switches are combined to produce a high-frequency waveform in positive and negative polarities. However, there is no need to utilize all the switches

for generating bipolar levels. This idea has been put into practice by the new topology. This topology is a hybrid multilevel topology which separates the output voltage into two parts. One part is named *level generation* part and is responsible for level generating in positive polarity. This part requires high-frequency switches to generate the required levels. The switches in this part should have high-switching-frequency capability. The other part is called polarity generationpart and is responsible for generating the polarity of the output voltage, which is the low-frequency part operating at line frequency.

The topology combines the two parts (high frequency and low frequency) to generate the multilevel voltage output. In order to generate a complete multilevel output, the positive levels are generated by the high-frequency part (level generation), and then, this part is fed to a full-bridge inverter (polarity generation), which will generate the required polarity for the output. This will eliminate many of the semiconductor switches which were responsible to generate the output voltage levels in positive and negative polarities.

In fig 1, left side multilevel module generates the required output level without polarity and rightside H-Bridge decides the polarity of output voltage and current. This topology requires fewer components in comparison to conventional inverters. Another advantage of the topology is that it just requires half of the conventional carriers for SPWM controller. The reason is that, according to Fig. 1, the multilevel converter works only in positive polarity and does not generate negative polarities. Therefore, it implements the multilevel inverter with a reduced number of carriers, which is a great achievement for inverter control. It is also comparable to single-carrier modulation, while this topology requires the same number of signals for PWM.




Fig: 1Schematic of a seven-level inverter in single phase.

III.PWM TECHNIQUE

In this paper we used the alternative phase opposition disposition scheme. In APOD all the carriers are phase opposition by 180 degree from its adjacent carrier as shown in fig. 2.




Fig 2: APOD based SPWM waveform

Gate signals for level generation part are shown below




Fig: 6 pulse to D in fig 10




Fig: 7 pulse to E in fig 10





Fig: 8 pulse to F in fig 10

Fig: 9 pulse to G in fig 10

III.SIMULATION CIRCUIT



Simulation circuit using Simulink is shown in the fig 10. In that left side 14 switches are used for generating level of output voltage (high frequency switches). Right side 4 switches are used for polarity generation (low frequency switches). No of switches used 18 and is calculated by

$$S=(n-1)+4$$





Fig 12 voltage wave form of proposed topology



VI.THD CALCULATION

THD is calculated using FFT analysis in SIMULINK/MATLAB. THD is calculated for 30 cycles with the fundamental frequency of 50HZ.

Fig 14 shows THD value of output voltage. The value of THD for output voltage is found to be 8.12%. Fig 15 shows the THD value of output current. The value of THD for output current is found to be 0.54%




Fig 14 THD for voltage wave form




Fig 15 THD of current waveform Table 1

Existing system

THD of output voltage

17.33%

13.68%

Proposed system

8.12%

0.53%

Table 1 shows the comparison between existing system and proposed system THD for output voltage and current.

VII.CONCLUSION

In this paper new topology has been proposed which has superior features over the conventional topologies reduced no of switches are used .The switching operation is separated into high- and low-frequency parts. This will add up to the efficiency of the inverter as well as reducing the size and cost of the final prototype.The APOD-SPWM control method is used to drive the inverter. The PWMfor this topology has

fewer complexities since it only generates positive carriers for PWM control.Simulations are done using SIMULINK/MATLAB.

REFERENCES

- [1] E. Baser, S. Camus, B. Arifoglu, E. Kandemir Baser, "Design and application of a novel structure and topology for multilevel inverter," 2008 International Symposium On Power Electronics, Electrical Drives, Automation and Motion, Vol.1-3, pp. 969–974, Jun. 2008.
- [2] E. Kandemir Baser, B. Arifoglu, S. Camus and E Baser, "Design and Application of a Single Phase Multilevel Inverter Suitable for using as a Voltage Harmonic Source", Journal of Power Electronics, Vol. 10, No.2, March 2010.
- [3] E. Baser, S. Camus, B. Arifoglu, E. Kandemir Baser, "A grid connected photovoltaic power conversion system with single phase multilevel inverter," Solar Energy 84 (2010), pp. 2056-2067.
- [4] Abu Tariq, Mohammed Salam Husain, Mohammad Ahmad and Mohr. Tariq, Simulation and study of a grid connected Multilevel Converter (MLC) with varying DC input, IEEE Conference on Environment and Electrical Energy International Conference EEEIC 2011, Italy, Rome, May 2011.
- [5] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724–738, Aug. 2002.
- [6] G. Mahesh, Manivanna Kumar and S. Rama Reddy, "Simulation and Experimental Results of 7-Level Inverter System", Research Journal of Applied Sciences, Engineering and Technology, pp. 88-95, 2011.
- [7] Jadish Kumar, Biswarup Das and Pramod Agarwal, "Harmonic Reduction Technique for a Cascade Multilevel Inverter", International Journal of Recent Trends in Engineering, Vol 1, No. 3, May 2009.
- [8] C.Nagarajanand M.Madheswaran- 'Experimental verification and stability state space analysis of CLL-T Series Parallel Resonant Converter' Journal of ELECTRICAL ENGINEERING, Vol.63 (6), pp.365-372, Dec.2012.
- [9] C.Nagarajan and M.Madheswaran 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011.
- [10] C.Nagarajan and M.Madheswaran 'Stability Analysis of Series Parallel Resonant Converter with Fuzzy Logic Controller Using State Space Techniques' - Taylor & Francis, Electric Power Components and Systems, Vol.39 (8), pp.780-793, May 2011.
- [11] C.Nagarajan and M.Madheswaran 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
- [12] G.Neelakrishnan, K.Anandhakumar, A.Prathap, S.Prakash "Performance Estimation of cascaded h-bridge MLI for HEV using SVPWM" Suraj Punj Journal for Multidisciplinary Research, 2021, Volume 11, Issue 4, pp:750-756
- [13] G.Neelakrishnan, S.N.Pruthika, P.T.Shalini, S.Soniya, "Perfromance Investigation of T-Source Inverter fed with Solar Cell" SurajPunj Journal for Multidisciplinary Research, 2021, Volume 11, Issue 4, pp:744-749